UNITED STATES DEPARTMENT OF COMM United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/988,208	11/19/2001	Kazuyuki Ohhashi	P21699	8111
	590 03/20/2007 & BERNSTEIN, P.L.C		EXAMINER	
1950 ROLAND	CLARKE PLACE	•	AGHDAM, FRESHTEH N	
RESTON, VA 20191			ART UNIT	PAPER NUMBER
			2611	
SHORTENED STATUTORY	PERIOD OF RESPONSE	NOTIFICATION DATE	DELIVERY MODE	
3 MON	THS	03/20/2007	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 03/20/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

gbpatent@gbpatent.com pto@gbpatent.com

		Applicant(s)
	.09/988,208	OHHASHI, KAZUYUKI
Office Action Summary	Examiner	Art Unit
	Freshteh N. Aghdam	2611
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with th	e correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATI 136(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS for the, cause the application to become ABANDO	ON. e timely filed rom the mailing date of this communication. DNED (35 U.S.C. § 133).
Status		
1) ☐ Responsive to communication(s) filed on 22 F 2a) ☐ This action is FINAL. 2b) ☐ This 3) ☐ Since this application is in condition for allowed closed in accordance with the practice under the condition of	s action is non-final. ance except for formal matters,	
Disposition of Claims		
4) ☐ Claim(s) 21-32 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 21-32 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or Application Papers	awn from consideration.	
9) The specification is objected to by the Examination 10) The drawing(s) filed on is/are: a) acceptable and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	cepted or b) objected to by the drawing(s) be held in abeyance.	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	nts have been received. Its have been received in Applic prity documents have been rece au (PCT Rule 17.2(a)).	cation No eived in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summ Paper No(s)/Mai 5) Notice of Inform 6) Other:	il Date

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 2/22/2007 has been entered.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 21-22 are rejected as being under 35 U.S.C. 101 because: the claimed invention is directed to a non-statutory subject matter because as a whole it does not accomplish a practical application. In order to accomplish a practical application, it must produce a: useful, concrete and tangible result." (Interim Guidelines for Examination of Patent Applications for Patent Subject Matter Eligibility, pages 21-22) In other words, the tangible requirement does require that the claim must recite more than a 101 judicial exception. It is for the discovery or invention of some practical method or means of producing a beneficial result or effect, that a patent is granted see Corning, 56 U.S. (15 How.) at 268, 14 L.Ed. 683. Claim 21 recites a method, however, there is no tangible

result disclosed for this method. Claim 22 is dependent on the independent claim 21; therefore, they are also rejected under 35 U.S.C. 101.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 21 and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Sato (US 5,956,328).

As to claims 21 and 23, Sato discloses a phase offsetting method and/ or apparatus comprising: inverting a sign of signed binary data (Td-I and Td-Q) to obtain a first phase offset of a multiple of 90° (Fig. 1, means 201; Col. 4, Lines 44-67; Col. 5, Lines 1-36); and calculating a phase shift to provide the sign inverted signed binary data a second phase offset smaller than 90° (Fig. 1, means 202; Col. 5, Lines 37-53).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/988,208

Art Unit: 2611

Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sato, further in view of the instant application's disclosed prior art and Omori (US 6,239,666).

As to claim 22, Sato teaches a phase offset method (Fig. 1, means 102, 201; Fig. 2, means 201, 302, and 303) comprising a sign inversion circuit that performs a sign inversion of input signed binary data to a phase offset θ of multiple 90°; a phase offset circuit that performs a phase offset calculation smaller than 90° with the signal output from the phase shifter 201 (Fig. 1, means 202; Col. 4, Lines 44-67; Col. 5, Lines 1-53). Sato is not explicit about when a phase and amplitude of a signal are adjusted, the sign of the signed binary data is inverted before the amplitude of the signal is adjusted. The instant application's disclosed prior art teaches an amplitude adjustment circuit that adjusts the amplitude of the phase offset signal before the phase-offset calculation circuit (Fig. 4B, means 406 and 407). Therefore, it would have been obvious to one of ordinary skill in the art to adjust the amplitude before the phase offset calculation step as taught by the instant application's disclosed prior art in order to improve the level of a reception signal and clearly distinguish between interference signals from other mobile stations and the original reception signal (Pg. 2, Lines 1-5). Additionally, Omori teaches a modulator that uses a sign inversion circuit to invert the sign of the input signed binary data and adjusts the amplitude of the sign inverted signal (Fig. 3, means 31 and 36; Col. 2, Lines 29-64). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Omori with Sato and the instant application's disclosed prior art in order to make the amplitude uniform for the modulation step, wherein the

Application/Control Number: 09/988,208

Art Unit: 2611

modulator is capable of reducing the circuit scale and power consumption to obtain a desired transmission signal (Col. 1, Lines 32-36; Col. 2, Lines 56-64).

As to claim 24, Sato further discloses that a fixed phase shift calculation circuit provides a predetermined amount of a fixed phase offset, wherein said phase offset circuit decides whether to provide the phase offset to a signal with the fixed phase offset circuit (Col. 4, Lines 44-67, Table I; Col. 5, Lines 37-60, Table II, means 202).

As to claim 25, Sato teaches a phase offset calculator (Fig. 1, means 102, 201; Fig. 2, means 201, 302, and 303) comprising a sign inversion circuit that performs a sign inversion of input signed binary data to a phase offset θ of multiple 90°; a phase offset circuit that performs a phase offset calculation smaller than 90° with the signal output from the phase shifter 201 (Fig. 1, means 202; Col. 4, Lines 44-67; Col. 5, Lines 1-53). Sato is not explicit about when a phase and amplitude of a signal are adjusted, the sign of the signed binary data is inverted before the amplitude of the signal is adjusted. The instant application's disclosed prior art teaches an amplitude adjustment circuit that adjusts the amplitude of the phase offset signal before the phase-offset calculation circuit (Fig. 4B, means 406 and 407). Therefore, it would have been obvious to one of ordinary skill in the art to adjust the amplitude before the phase offset calculation step as taught by the instant application's disclosed prior art in order to improve the level of a reception signal and clearly distinguish between interference signals from other mobile stations and the original reception signal (Pg. 2, Lines 1-5). Additionally, Omori teaches a modulator that uses a sign inversion circuit to invert the

sign of the input signed binary data and adjusts the amplitude of the sign inverted signal (Fig. 3, means 31 and 36; Col. 2, Lines 29-64). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Omori with Sato and the instant application's disclosed prior art in order to make the amplitude uniform for the modulation step, wherein the modulator is capable of reducing the circuit scale and power consumption to obtain a desired transmission signal (Col. 1, Lines 32-36; Col. 2, Lines 56-64).

As to claim 26, Sato teaches a signal mapper for mapping a QPSK modulation signal comprising: a sign inversion circuit that performs a sign inversion of input signed binary data to a phase offset Θ of multiple 90°; a phase offset circuit that performs a phase offset calculation smaller than 90° with the signal output from the phase shifter 201 (Fig. 1,means 202; Col. 4, Lines 44-67; Col. 5, Lines 1-53). Sato is not explicit about when a phase and amplitude of a signal are adjusted, the sign of the signed binary data is inverted before the amplitude of the signal is adjusted. The instant application's disclosed prior art teaches an amplitude adjustment circuit that adjusts the amplitude of the phase offset signal before the phase-offset calculation circuit (Fig. 4B, means 406 and 407). Therefore, it would have been obvious to one of ordinary skill in the art to adjust the amplitude before the phase offset calculation step as taught by the instant application's disclosed prior art in order to improve the level of a reception signal and clearly distinguish between interference signals from other mobile stations and the original reception signal (Pg. 2, Lines 1-5). Additionally, Omori teaches a modulator that

uses a sign inversion circuit to invert the sign of the input signed binary data and adjusts the amplitude of the sign inverted signal (Fig. 3, means 31 and 36; Col. 2, Lines 29-64). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Omori with Sato and the instant application's disclosed prior art in order to make the amplitude uniform for the modulation step, wherein the modulator is capable of reducing the circuit scale and power consumption to obtain a desired transmission signal (Col. 1, Lines 32-36; Col. 2, Lines 56-64).

As to claim 27, Sato further discloses that a fixed phase offset circuitry provides a predetermined amount of a fixed phase offset (Fig. 1, means 108), wherein said fixed phase offset circuitry controls a total phase offset amount with the phase offset implemented by the sign inverter to become a desired offset amount (Col. 4, Lines 44-67, Table I; Col. 5, Lines 37-60, Table II, means 202).

As to claim 28, Sato teaches a signal mapper for mapping a QPSK modulation signal comprising: a sign inversion circuit that performs a sign inversion of input signed binary data to a phase offset Θ of multiple 90°; a phase offset circuit that performs a phase offset calculation smaller than 90° with the signal output from the phase shifter 201 (Fig. 1,means 202; Col. 4, Lines 44-67; Col. 5, Lines 1-53). Sato is not explicit about when a phase and amplitude of a signal are adjusted, the sign of the signed binary data is inverted before the amplitude of the signal is adjusted; and a transmission controller that provides control information to the signal point mapper based on a message included in a reception signal from a receiver that receives communication signals from the CDMA transmission apparatus. The instant application's disclosed prior

art teaches an amplitude adjustment circuit that adjusts the amplitude of the phase offset signal before the phase-offset calculation circuit (Fig. 4B, means 406 and 407); and a transmission controller that provides control information to the signal point mapper based on a message included in a reception signal from a receiver that receives communication signals from the CDMA transmission apparatus (Pg. 1, Lines 16-28; Pg. 2, Lines 1-5). Therefore, it would have been obvious to one of ordinary skill in the art to adjust the amplitude before the phase offset calculation step as taught by the instant application's disclosed prior art in order to improve the level of a reception signal and clearly distinguish between interference signals from other mobile stations and the original reception signal (Pg. 2, Lines 1-5). Additionally, Omori teaches a modulator that uses a sign inversion circuit to invert the sign of the input signed binary data and adjusts the amplitude of the sign inverted signal (Fig. 3, means 31 and 36; Col. 2, Lines 29-64). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Omori with Sato and the instant application's disclosed prior art in order to make the amplitude uniform for the modulation step, wherein the modulator is capable of reducing the circuit scale and power consumption to obtain a desired transmission signal (Col. 1, Lines 32-36; Col. 2, Lines 56-64).

As to claim 29, Sato further discloses that a fixed phase offset circuitry that provides a predetermined amount of a fixed phase offset (Col. 4, Lines 44-67, Table I; Col. 5, Lines 37-60, Table II, means 202).

As to claims 30-31, the instant application's disclosed prior art further discloses that the phase and amplitude can be controlled for every transmit channel (Pg. 1, Lines 16-28; Pg. 2, Lines 12-20).

As to claim 32, Sato teaches a signal mapper for mapping a QPSK modulation signal comprising: a sign inversion circuit that performs a sign inversion of input signed binary data to a phase offset Θ of multiple 90°; a phase offset circuit that performs a phase offset calculation smaller than 90° with the signal output from the phase shifter 201 (Fig. 1, means 202; Col. 4, Lines 44-67; Col. 5, Lines 1-53). Sato is not explicit about when a phase and amplitude of a signal are adjusted, the sign of the signed binary data is inverted before the amplitude of the signal is adjusted. The instant application's disclosed prior art teaches an amplitude adjustment circuit that adjusts the amplitude of the phase offset signal before the phase-offset calculation circuit (Fig. 4B, means 406 and 407). Therefore, it would have been obvious to one of ordinary skill in the art to adjust the amplitude before the phase offset calculation step as taught by the instant application's disclosed prior art in order to improve the level of a reception signal and clearly distinguish between interference signals from other mobile stations and the original reception signal (Pg. 2, Lines 1-5). Additionally, Omori teaches a modulator that uses a sign inversion circuit to invert the sign of the input signed binary data and adjusts the amplitude of the sign inverted signal (Fig. 3, means 31 and 36; Col. 2, Lines 29-64). Therefore, it would have been obvious to one of ordinary skill in the art to combine the teaching of Omori with Sato and the instant application's disclosed prior art in order to make the amplitude uniform for the modulation step, wherein the modulator is capable

of reducing the circuit scale and power consumption to obtain a desired transmission signal (Col. 1, Lines 32-36; Col. 2, Lines 56-64).

Page 10

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Freshteh N. Aghdam whose telephone number is (571) 272-6037. The examiner can normally be reached on Monday through Friday 9:00-5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh Fan can be reached on (571) 272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Freshteh Aghdam Examiner Art Unit 2611

February 28, 2007

KEVIN BURD
PRIMARY EXAMINER